

Figure 1




Fig. 2




Fig. 3





Fig. 4



28 → Fig. 5




Fig. 6




Fig. 7

Handwritten notes on the left side of Fig. 7:

- 76: A handwritten number pointing to the TXL component.
- 74: A handwritten number pointing to the TXD component.
- 18: A handwritten number pointing to the TXD output lines.
- 72: A handwritten number pointing to the To/From Internal CPU bus.




Fig. 8

Handwritten notes on the left side of Fig. 8:

- 86: A handwritten number pointing to the TXD-REGS component.
- 88: A handwritten number pointing to the TXD1 Port.
- 88: A handwritten number pointing to the TXD2 Port.
- 88: A handwritten number pointing to the TXD3 Port.
- 80: A handwritten number pointing to the CON FIFO.
- 82: A handwritten number pointing to the DIV 2 logic.
- 84: A handwritten number pointing to the D-SCR logic.
- 80: A handwritten number pointing to the TXD1 Port.
- 80: A handwritten number pointing to the TXD2 Port.
- 80: A handwritten number pointing to the TXD3 Port.
- 80: A handwritten number pointing to the TXD0 Port.
- 80: A handwritten number pointing to the TXD0 Port.
- 92: A handwritten number pointing to the TXD output lines.




Fig. 9

Handwritten notes on the left margin:

- Handwritten note: "TDD[15:0] (16 data bytes) [From TXD Module]" next to the TDD connection.
- Handwritten note: "TLD[15:0] (16 data bytes) [To TXL Module]" next to the TLD connection.
- Handwritten note: "T_CLK78, T_CNT0" next to the T_CLK78 and T_CNT0 connections.
- Handwritten note: "To/From Internal CPU bus" next to the internal bus connection.




Fig. 10




Fig. 11




Figure 12




Fig. 13